

UiT

THE ARCTIC
UNIVERSITY
OF NORWAY

Advanced Model Predictive Control Algorithm for Inverters as a Low-cost Solution in ZynQ


Bjarte Hoff
PhD Candidate



Outline


- Motivation and application
- System overview
- Cascaded model predictive control (MPC)
- Hardware setup
- Inner control loop implementation
- Outer control loop implementation
- Performance
- Conclusion

Motivation and application



- Renewable energy is connected to the grid using power electronics
- Performance of the energy conversion depends on the control algorithm

Introduction to MPC



Finite control set MPC

Finite number of solutions:


$$\begin{aligned} \min_{\mathbf{u} \in \{0,1\}} \quad & \| \mathbf{y}^* - \mathbf{y}_{k+1} \|_2^2 \\ \text{s.t.} \quad & \mathbf{y}_{k+1} = G(\mathbf{u}), \end{aligned}$$

Continuous control set MPC


Infinite number of solutions:

$$\begin{aligned} \min_x \quad & q(x) = \frac{1}{2} x^T G x + c^T x \\ \text{s.t.} \quad & a_i^T x = b_i, \quad i \in \mathcal{E} \\ & a_i^T x \geq b_i, \quad i \in \mathcal{I} \end{aligned}$$

Two-level three-phase converter



Cascaded MPC



Outer control loop (CCS-MPC)

$$\min_{\Delta \mathbf{u} \rightarrow k-1} \quad \frac{1}{2} \Delta \mathbf{u}_{\rightarrow k-1}^T H^T H \Delta \mathbf{u}_{\rightarrow k-1} + \Delta \mathbf{u}_{\rightarrow k-1}^T g$$



$$s.t. \quad \Delta \mathbf{u}_{lb} \leq \Delta \mathbf{u}_{\rightarrow k-1} \leq \Delta \mathbf{u}_{ub}, \\ \mathbf{x}_{lb} \leq \mathbf{x}_{\rightarrow k} \leq \mathbf{x}_{ub},$$

Inner control loop (FCS-MPC)


$$\min_{d_1, d_2, d_3} \quad \| \mathbf{i}_{abc}^* - \mathbf{y}_{k+1} \|_2^2$$

$$s.t. \quad \mathbf{x}_{k+1} = A(d_1, d_2, d_3) \mathbf{x}_k \\ \mathbf{y}_{k+1} = C \mathbf{x}_{k+1},$$



Hardware setup



Cascaded MPC control loop



FCS-MPC hardware acceleration



Single-precision floating-point format

Single-precision floating-point format			
Sign	Exponent	Fraction	
1-bit	8-bits	23-bits	
31	30	23	22

$$\text{decimal value} = (-1)^{\text{sign}} 2^{\text{exponent}-127} (1 \cdot \text{fraction})$$


- Seven different values are compared by decomposing the floating point number into bits

FCS-MPC Firmware


PC	Addr_RAM1B	Addr_RAM2A	Addr_RAM2B	RAM1B_W	RAM2A_W	EN_mult	EN_add	EN_comp	EN_I2f	R_Data_B(2)	R_Data_A(1)	R_comp	R_I2f	R_mult	R_add	ADC_convst	Load_PC	D_out	Instruction
0	31				1						1							00111100000000001001001000000000	
1	32				2						1							0100000000000000000010001001000000000	
2	33				3						1							010000100000000011001001000000000	
3	34				4						1							0100010000000000100000001000000000	
4	35				5						1							0100011000000000101001001000000000	
5	36				6						1							0100100000000000110001001000000000	
6	37				7						1							0100101000000000111001001000000000	
7	38				8						1							010010000000100000001000000000000	
8	39				9						1							0100111000000000100100100000000000	
9	40	1			10						1							0100000000101010010000000000000000	
10	21	2			1						1							0010101000100000000000000000000000	
11	22	3			2						1							0010110000110001000000000000000000	
12	23	4			3						1							00101110001000000000000000000000000	
13	24	5			4						1							0011000000101001000000000000000000	
14	25	6			5						1							0011001000110001000000000000000000	
15	26	7			6						1							0011010000000000000000000000000000	
16	27	8			7						1							0011011000000000000000000000000000	
17	28	9			8						1							0011100000000000000000000000000000	
18	29	10			9						1							0011101000000000000000000000000000	
19	30				10						1							0011110000000000000000000000000000	
20											1							0000000000000000000000000000000000	
21											1							0000000000000000000000000000000000	
22	11	1				1	1				1						0000101100000000000000000000000000		
23	12	2				1	1				1						0000110000000000000000000000000000		
24	13	3				1	1				1						0000110100000000000000000000000000		
25	14	4				1	1				1						0000111000000000000000000000000000		
26	15	5				1	1				1						0000111100000000000000000000000000		
27	16	6				1	1				1						0010000000000000000000000000000000		
28	17	7				1	1				1						0010001000000000000000000000000000		
29	18	8				1	1				1						0010010000000000000000000000000000		
30	19	9				1	1				1						0010011010000000000000000000000000		
31	20	10				1	1				1						0010100000000000000000000000000000		

COE-file to program the Firmware is generated from Excel using a macro

CCS-MPC hardware acceleration




Multiply-Add x16



DRAM Interface


etc...

Xilinx Vivado – Block schematic screenshot




Computational performance


- Inner control loop (FCS-MPC):



- Outer control loop (CCS-MPC):




Simulation results



Dead-time: 1μs



SiC-based converter



Dead-time: 5μs

IGBT-based converter

Experimental results



Programmable
three-phase
AC source

Three-phase
rectifier

DC filter
capacitor and
load

Converter

LCL filter

Variac

Grid
400V, 50Hz

Conclusion

- Cascaded MPC has been successfully implemented in hardware
- Performance requirements are met by taking the advantages of both microprocessor and FPGA
- The algorithm is implemented as a low-cost solution in Xilinx ZynQ
- Improved experimental performance is expected when applied to a modern converter with fast low-loss transistors